
Fig.1 (Prior Art)




400 Timing Control Circuit 2 王 500 PCG CLK - 100 £230 ~300 (+3.3V)VDD GND Control Circuit Electronic Shutter Horizontal Driver **VSS** ΛB ~220 Vertical Oriver 200 High-Valtage Generating | Charge Pump Low-Voltage Generating Charge Pump GND VOD 240 250 4 210 HTP ESP FSP VB (+8V) Horizontal Transfer Section Image Sensing Section Storage Section 100 120-

Fig.2

<u>e</u>N9

000

CCD Output Signal (Image Sense Signal)



and the second of the second o





Fig.5







Fig.7






Fig.9




Fig.10

